“Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V” by Asmit De, Aditya Basu, Swaroop Ghosh, and Trent Jaeger. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, Dec. 2020, pp. 4453-4465.

Download: PDF.

BibTeX entry:

@article{tcad20,
   author = {Asmit De and Aditya Basu and Swaroop Ghosh and Trent Jaeger},
   title = {Hardware Assisted Buffer Protection Mechanisms for Embedded
	{RISC-V}},
   journal = {IEEE Transactions on Computer-Aided Design of Integrated
	Circuits and Systems},
   volume = {39},
   number = {12},
   pages = {4453-4465},
   month = dec,
   year = {2020}
}

(This webpage was created with bibtex2web.)

Back to Trent Jaeger's Publications.